Teseda
866 TESEDA1 (866 837 3321)     info@teseda.com
Teseda Home Page About Us Products & Solutions In The News Events Join Our Team Contact Information Customer Support
Section Quicknav
Overview
Software
Teseda WorkBench™
ScanXY™
SecureXY™
CellXY™
NetXY™
Hardware
V550™
V520™
DataSheets
About Teseda - Overview

The Teseda V550™ is the latest generation of Teseda hardware platform designed for today’s complex silicon validation and diagnostic challenges.
The V550™ desktop platform, in conjunction with Teseda’s TWB software, allows Design and DFT engineers to quickly validate initial silicon, thereby saving weeks in the silicon verification process.

Failure Analysis engineers can also take advantage of the portable, easy to use system to quickly diagnose issues as a stand alone system or in conjunction with leading FA equipment.

The V550 supports 512 pins configurable as either data or clock. It is available in an 80 MHZ scan rate version, and is upgradeable to 100 MHZ. The memory subsystem includes 32 Million Vector Drive/compare per channel (upgradeable to 64 Million), 40 Million Vector capture memory per channel and 16 Million Vector failure capture per channel.


Maximize your DFT investment to speed Silicon Validation, Diagnosis and Recovery
Teseda’s V550™ validation and diagnostic platform leverages your scan-based DFT structures to accelerate the silicon validation process. Many test systems strip out the design information and report only failing pins and vector numbers. Being STIL driven, the V550™ retains all design information and reports failures in terms of mismatches of scan registers within the design hierarchy. This guides engineers very quickly to the source of the problem and allows test engineers to communicate with Design and DFT engineers in an easily understood design language.

Increase Engineering Productivity
Remote design organizations often must travel to corporate test facilities in order to debug first silicon and verify the test program. The V550™, as a desktop diagnostic platform, allows the remote group to have their own, local validation system, eliminating the time and expense to travel to the test facility. And the V500™ series has proven to correlate well with production ATE results. Faster silicon validation without leaving the office, a win for both engineer and manager.

Click here to request a printed V550™ Datasheet.

Spotlight
Teseda and Mentor Graphics Partner to Speed Defect Diagnosis
YieldAssist and Teseda platform linked to provide iterative diagnosis environment.
Read More >>


V550™ KEY BENEFITS:

• Speeds analysis of failing devices – within hours.

• Allows identification of Failure Trends based on analysis of multiple tests

• Increased capacity allows today’s engineers to verify tomorrow’s silicon

• Directly links to the Powerful Teseda TWB™ and Diagnostic Manager™ software for fast validation and diagnosis

• Saves remote design teams from having to travel to test facilities and compete with production runs for
tester time

• Quiet, small design allows engineers to use the system in their own workspace

Web site © 2007 - 2008 Teseda Corporation. All rights reserved.